


Problems Related to Adder


Q) If a half adder is designed using only NAND gates and if a single NAND gate delay is $2\mu\text{sec}$, what is the minimum possible propagation delay for the H.A.?

① Ans: $6\mu\text{sec}$, 5

What is the minimum number of NAND Gates require to realize?



NAND → Universal Gate



$$= A \oplus B$$

NAND \rightarrow XOR

$$= \bar{A}B + A\bar{B}$$

$\overline{A \cdot B}$


$$= (\bar{A} + \bar{B})A + (\bar{A} + \bar{B})B$$

$$= \bar{A} \cdot A + \bar{B} \cdot A + \bar{A} \cdot B + \bar{B} \cdot B$$

$$= (\bar{A} + \bar{B})A + (\bar{A} + \bar{B})B$$

$$= \bar{A}B + A\bar{B}$$

$$= \overline{(\bar{A}B \cdot A)(\bar{A}B \cdot B)}$$



Total 5 NAND (Minimum)

NAND Gate = $2 \mu\text{sec}$

$2 + 2 + 2 = 6 \mu\text{sec}$

NOR, Multiplexer, Decoder, etc.

② Prove :- $AB + BC + CA = AB + C(A \oplus B)$

A
B
C_{in}

For a full adder if inputs are A, B and C_{in}

$$\text{Sum} = A \oplus B \oplus C_{in}$$

$$\text{Carry} = \underline{AB} + BC_{in} + C_{in}A$$

L.H.S :- $AB + BC + CA$

$$\bar{A} + A = 1$$

$$1 \cdot A = A$$

$$= AB + \underbrace{(\bar{A} + A) BC}_{BC} + \underbrace{(\bar{B} + B) CA}_{CA}$$

$$A + A = A$$

$$= AB + \bar{A}BC + ABC + \bar{B}CA + BCA$$

$$= AB + C(\bar{A}B + \bar{B}A) + ABC + BCA$$


$$= AB + C(A \oplus B) + ABC + BCA$$

$$= AB \left[\underbrace{1 + C + C}_{1} \right] + C(A \oplus B)$$


$$= AB + C[A \oplus B] \text{ R.H.S}$$

Can you design a full adder using half adders?

$$\begin{aligned} \text{H.A} &= \text{Sum} = A \oplus B \\ (A, B) \quad \text{Carry} &= AB \end{aligned} \quad \begin{aligned} &AB + BC_{in} + C_{in}A \\ &= AB + C_{in}(A \oplus B) \end{aligned}$$



2 H.A.




Q) A half adder^(H.A) is implemented using XOR and AND Gate.
 A full adder is implemented using 2 H.A and one OR gate,

$$P_{\text{XOR}} = 2 P_{\text{AND}} \longrightarrow \textcircled{1}$$

$$P_{\text{AND}} = P_{\text{OR}} = 1.2 \mu\text{sec}$$

What is the propagation delay for a binary CLA adder where inputs are 4 bits numbers.



Solution

$$\underline{\text{delay sum}} = 2.4 \mu\text{sec} + 2.4 \mu\text{sec} = \underline{4.8 \mu\text{sec}}$$

$$\underline{\text{delay carry}} = 2.4 \mu\text{sec} + 1.2 \mu\text{sec} + 1.2 \mu\text{sec} = \underline{\underline{4.8 \mu\text{sec}}}$$

$$P_{\text{XOR}} = 2 \times 1.2 = 2.4 \mu\text{sec}$$

$$3 \times 2.4 \mu\text{sec} = 7.2 \mu\text{sec}$$

$$4.8 \mu\text{sec} + 7.2 \mu\text{sec} = 12 \mu\text{sec}$$

Here, Since $a_1, a_2, a_3, b_1, b_2, b_3$ are present before hand
So only Second H.A will wait for Carry computation of previous
bit. So total = $3 \times 2.4 \mu\text{sec}$ for rest 3 bits sum computation.

$$\begin{aligned} \text{final propagation delay} &= 3 \times 2.4 \mu\text{sec} + 4.8 \mu\text{sec} \\ &= 12 \mu\text{sec} \end{aligned}$$